

## 74VHC164 Serial-In, Parallel-Out Shift Register

### General Description

The VHC164 is an advanced high-speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHC164 is a high-speed 8-bit serial-in/parallel-out shift register. Serial data is entered through a 2-input AND gate synchronous with the Low-to-High transition of the clock. The device features an asynchronous Master Reset which clears the register, setting all outputs Low independent of the clock. An input protection circuit insures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.


### Features

- Low power dissipation:  
 $I_{CC} = 4 \mu\text{A}$  (max) at  $T_A = 25^\circ\text{C}$
- High noise immunity:  $V_{NIH} = V_{NIL} = 28\% V_{CC}$  (min)
- All inputs are equipped with a power down protection function
- Balanced propagation delays:  $t_{PLH} \approx t_{PHL}$
- Low noise:  $V_{OLP} = 0.8\text{V}$  (max)
- Pin and function compatible with 74HC164

Commercial	Package Number	Package Description
74VHC164M	M14A	14-Lead Molded JEDEC SOIC
74VHC164SJ	M14D	14-Lead Molded EIAJ SOIC
74VHC164MTC	MTC14	14-Lead Molded JEDEC Type 1 TSSOP
74VHC164N	N14A	14-Lead Molded DIP


**Note:** Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### Logic Symbol



Pin Names	Description
A, B	Data Inputs
CP	Clock Pulse Input (Active Rising Edge)
$\overline{\text{MR}}$	Master Reset Input (Active Low)
$Q_0$ – $Q_7$	Outputs

### Connection Diagram



TL/F/11636-2

## Functional Description

The VHC164 is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active High Enable for data entry through the other input. An unused input must be tied High.

Each Low-to-High transition on the Clock (CP) input shifts data one place to the right and enters into  $Q_0$  the logical AND of the two data inputs ( $A \cdot B$ ) that existed before the rising clock edge. A Low level on the Master Reset ( $\overline{MR}$ ) input overrides all other inputs and clears the register asynchronously, forcing all Q outputs Low.

## Function Table

Operating Mode	Inputs			Outputs	
	$\overline{MR}$	A	B	$Q_0$	$Q_1-Q_7$
Reset (Clear)	L	X	X	L	L-L
Shift	H	L	L	L	$Q_0-Q_6$
	H	L	H	L	$Q_0-Q_6$
	H	H	L	L	$Q_0-Q_6$
	H	H	H	H	$Q_0-Q_6$


H = High Voltage Levels

L = Low Voltage Levels

X = Immaterial

Q = Lower case letters indicate the state of the referenced input or output one setup time prior to the Low-to-High clock transition.

## Logic Diagram



TL/F/11636-3

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings (Note 1)

Supply Voltage ( $V_{CC}$ )	-0.5V to +7.0V
DC Input Voltage ( $V_{IN}$ )	-0.5V to +7.0V
DC Output Voltage ( $V_{OUT}$ )	-0.5V to $V_{CC} + 0.5V$
DC Diode Current ( $I_{IK}$ )	-20 mA
Output Diode Current ( $I_{OK}$ )	$\pm 20$ mA
DC Output Current ( $I_{OUT}$ )	$\pm 25$ mA
DC $V_{CC}$ /GND Current ( $I_{CC}$ )	$\pm 75$ mA
Storage Temperature ( $T_{STG}$ )	-65°C to +150°C
Lead Temperature ( $T_L$ ) (Soldering, 10 seconds)	260°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of circuits outside databook specifications.

## Recommended Operating Conditions

Supply Voltage ( $V_{CC}$ )	2.0V to 5.5V
Input Voltage ( $V_{IN}$ )	0V to +5.5V
Output Voltage ( $V_{OUT}$ )	0V to $V_{CC}$
Operating Temperature ( $T_{OPR}$ )	-40°C to +85°C
Input Rise and Fall Time ( $t_r, t_f$ )	$V_{CC} = 3.3V \pm 0.3V$ $V_{CC} = 5.0V \pm 0.5V$
	0 ~ 100 ns/V 0 ~ 20 ns/V

## DC Characteristics for 'VHC Family Devices

Symbol	Parameter	$V_{CC}$ (V)	74VHC				Units	Conditions	
			$T_A = 25^\circ\text{C}$			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$			
			Min	Typ	Max	Min			Max
$V_{IH}$	High Level Input Voltage	2.0 3.0-5.5	1.50 $0.7 V_{CC}$			1.50 $0.7 V_{CC}$	V		
$V_{IL}$	Low Level Input Voltage	2.0 3.0-5.5		0.50 $0.3 V_{CC}$		0.50 $0.3 V_{CC}$	V		
$V_{OH}$	High Level Output Voltage	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4	V	$V_{IN} = V_{IH}$ or $V_{IL}$ $I_{OH} = -50 \mu\text{A}$	
		3.0 4.5	2.58 3.94			2.48 3.80	V	$I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$	
$V_{OL}$	Low Level Output Voltage	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1	0.1 0.1 0.1	V	$V_{IN} = V_{IH}$ or $V_{IL}$ $I_{OL} = 50 \mu\text{A}$	
		3.0 4.5			0.36 0.36	0.44 0.44	V	$I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$	
$I_{IN}$	Input Leakage Current	0-5.5		$\pm 0.1$		$\pm 1.0$	$\mu\text{A}$	$V_{IN} = 5.5V$ or GND	
$I_{CC}$	Quiescent Supply Current	5.5		4.0		40.0	$\mu\text{A}$	$V_{IN} = V_{CC}$ or GND	

## DC Characteristics for 'VHC Family Devices

Symbol	Parameter	V <sub>CC</sub> (V)	74VHC		Units	Conditions
			T <sub>A</sub> = 25°C			
			Typ	Limits		
*V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	0.5	0.8	V	C <sub>L</sub> = 50 pF
*V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-0.5	0.8	V	C <sub>L</sub> = 50 pF
*V <sub>IHD</sub>	Minimum High Level Dynamic Input Voltage	5.0		3.5	V	C <sub>L</sub> = 50 pF
*V <sub>ILD</sub>	Maximum Low Level Dynamic Input Voltage	5.0		1.5	V	C <sub>L</sub> = 50 pF

\*Parameter guaranteed by design.

### AC Electrical Characteristics for 'VHC:

Symbol	Parameter	V <sub>CC</sub> (V)	74VHC			74VHC		Units	Conditions
			T <sub>A</sub> = 25°C			T <sub>A</sub> = -40°C to +85°C			
			Min	Typ	Max	Min	Max		
f <sub>MAX</sub>	Maximum Clock Frequency	3.3 ± 0.3	80	125		65		MHz	C <sub>L</sub> = 15 pF
			50	75		45			C <sub>L</sub> = 50 pF
		5.0 ± 0.5	125	175		105		MHz	C <sub>L</sub> = 15 pF
			85	115		75			C <sub>L</sub> = 50 pF
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay Time (CP-Q <sub>n</sub> )	3.3 ± 0.3	8.4	12.8		1.0	15.0	ns	C <sub>L</sub> = 15 pF
			10.9	16.3		1.0	18.5		C <sub>L</sub> = 50 pF
		5.0 ± 0.5	5.8	9.0		1.0	10.5	ns	C <sub>L</sub> = 15 pF
			7.3	11.0		1.0	12.5		C <sub>L</sub> = 50 pF
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay Time (MR-Q <sub>n</sub> )	3.3 ± 0.3	8.3	12.8		1.0	15.0	ns	C <sub>L</sub> = 15 pF
			10.8	16.3		1.0	18.5		C <sub>L</sub> = 50 pF
		5.0 ± 0.5	5.2	8.6		1.0	10.0	ns	C <sub>L</sub> = 15 pF
			6.7	10.6		1.0	12.0		C <sub>L</sub> = 50 pF
C <sub>IN</sub>	Input Capacitance		4	10		10	pF	V <sub>CC</sub> = Open	
C <sub>PD</sub>	Power Dissipation Capacitance		76				pF	(Note 1)	

**Note 1:** C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation: I<sub>CC</sub> (opr.) = C<sub>PD</sub> \* V<sub>CC</sub> \* f<sub>IN</sub> + I<sub>CC</sub>.


### AC Operating Requirements for 'VHC

Symbol	Parameter	*V <sub>CC</sub> (V)	74VHC		74VHC		Units	Conditions
			T <sub>A</sub> = 25°C		T <sub>A</sub> = -40°C to +85°C			
			Typ	Guaranteed Minimum				
t <sub>W(L)</sub> t <sub>W(H)</sub>	Minimum Pulse Width (CP)	3.3		5.0	5.0	ns		
		5.0		5.0	5.0			
t <sub>W(L)</sub>	Minimum Pulse Width (MR)	3.3		5.0	5.0	ns		
		5.0		5.0	5.0			
t <sub>S</sub>	Minimum Setup Time	3.3		5.0	6.0	ns		
		5.0		4.5	4.5			
t <sub>H</sub>	Minimum Hold Time	3.3		0.0	0.0	ns		
		5.0		1.0	1.0			
t <sub>rem</sub>	Minimum Removal Time (MR)	3.3		2.5	2.5	ns		
		5.0		2.5	2.5			

\*V<sub>CC</sub> is 3.3 ± 0.3V or 5.0 ± 0.5V


## Ordering Information

The device number is used to form part of a simplified purchasing code, where the package type and temperature range are defined as follows:



TL/F/11636-4


## Physical Dimensions inches (millimeters)




14-Lead Molded JEDEC SOIC  
NS Package Number M14A

M14A (REV H)

**Physical Dimensions** inches (millimeters) (Continued)




**14-Lead Molded EIAJ SOIC  
NS Package Number M14D**



**14-Lead Molded JEDEC Type 1 TSSOP  
NS Package Number MTC14**

**Physical Dimensions** inches (millimeters) (Continued)



N14A (REV F)

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
1111 West Bardin Road  
Arlington, TX 76017  
Tel: 1(800) 272-9959  
Fax: 1(800) 737-7018

**National Semiconductor Europe**  
Fax: (+49) 0-180-530 85 86  
Email: cnjwge@tevm2.nsc.com  
Deutsch Tel: (+49) 0-180-530 85 85  
English Tel: (+49) 0-180-532 78 32  
Français Tel: (+49) 0-180-532 93 58  
Italiano Tel: (+49) 0-180-534 16 80

**National Semiconductor Hong Kong Ltd.**  
19th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1600  
Fax: (852) 2736-9960

**National Semiconductor Japan Ltd.**  
Tel: 81-043-299-2309  
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.